ILP Based Power-Aware Test Time Reduction Using On-Chip Clocking in NoC Based SoC
Author Name: Harikrishna Parmar, Usha Mehta
Journal Name: Journal of Low Power Electronics and Applications
Publisher: MDPI AG
Volume Number: 9
Issue Number: 02
Published Year: 2019
DOI: https://doi.org/10.3390/jlpea9020019
Indexed IN: Scopus, Web of Science
Subscribe to Newsletter
Important Notice on Admission
Admissions to the University are strictly based on merit and in accordance with approved policies and procedures.
No individual within or outside the University, nor any agent or agency, is authorized to influence admission decisions in exchange for money, favors, or any other consideration. Applicants and parents are strongly advised not to entertain or respond to any such appeals.
If you receive any communication seeking payment or promising admission, please report it immediately to: